



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE  
PATENT APPLICATION

Applicant: Nakamura et al.  
Serial No.: 10/709456  
Filed: 05/06/04

Art Unit: Unassigned  
Examiner: Unassigned  
Atty. Docket: JP920030017

Title: DYNAMIC SEMICONDUCTOR MEMORY DEVICE AND BIT LINE  
PRECHARGE METHOD THEREFOR.

Honorable Commissioner of Patents and Trademarks  
Washington, D.C. 20231

Sir:

Applicants are hereby submitting certified copies of the foreign applications, Japanese Patent Application No. JP2003-128367 filed on May 6, 2003 as specified in 35 U.S.C. § 119(b).

Respectfully submitted,

Date: 7/14/04

By Michael J. LeStrange

Michael J. LeStrange, Reg. No. 53,207  
IP Law Department, 972 E  
IBM Corporation  
1000 River Street  
Essex Junction, VT 05452  
Tel.: 802-769-1375

**CERTIFICATE OF MAILING OR FAXING**

I, hereby, certify that on the date shown below, this correspondence is being sent by:

**MAIL**

☐ deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, DC 20231.

Date

7-19-04

**FACSIMILE**

☐ transmitted by facsimile to the Patent and Trademark Office

Phyllis deLapangis

Name

Signature

[Signature]